Chisel would allow me to write say, a codec algorithm and compile it into hardware, correct? As well as specify the hardware that is necessary to describe it?
I'm a casual in that space but I thought Chisel was an HDL that could be used to support HLS.
And you do the same in VHDL and Verilog. And like in Chisel, you have to manually pipeline it and you can exactly control where registers are used and how resources are reused.
You could build something HLS like using Scala/JVM and Chisel, but Chisel itself is much closer to traditional HDLs.
I'm a casual in that space but I thought Chisel was an HDL that could be used to support HLS.